Files
main-website/about.html
T
2026-06-15 19:20:24 +02:00

90 lines
3.7 KiB
HTML

<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>About - ReviveSparc</title>
<link rel="stylesheet" href="style.css">
</head>
<body>
<div id="header">
<div class="inner">
<h1><a href="index.html">ReviveSparc</a></h1>
<p class="subtitle">An open-source OpenSPARC ISA reimplementation</p>
</div>
</div>
<div id="nav">
<div class="inner">
<ul>
<li><a href="index.html">Home</a></li>
<li><a href="about.html" class="active">About</a></li>
<li><a href="download.html">Download</a></li>
<li><a href="docs.html">Docs</a></li>
<li><a href="news.html">News</a></li>
<li><a href="roadmap.html">Roadmap</a></li>
<li><a href="screenshots.html">Screenshots</a></li>
<li><a href="community.html">Community</a></li>
<li><a href="sponsors.html">Sponsors</a></li>
</ul>
</div>
</div>
<div id="main">
<h2>About ReviveSparc</h2>
<h3>History</h3>
<p>The OpenSPARC project was launched by Sun Microsystems in 2006, releasing the UltraSPARC T1 and T2 processor designs as open-source hardware. The accompanying software — simulators, verification suites, and firmware — was released under the GPL. However, parts of the codebase originated from AT&T Unix source code, creating licensing uncertainty that prevented widespread adoption by the open-source community.</p>
<p>ReviveSparc was started in early 2026 to address this. By rebuilding everything from the published ISA specification — without reference to the original source code — we provide a legally clean, fully open-source implementation.</p>
<h3>Clean Room Process</h3>
<p>We follow a strict clean-room methodology:</p>
<ul>
<li>Developers working on the implementation have <strong>no access</strong> to the original OpenSPARC source code.</li>
<li>Only publicly available specification documents are used: the SPARC Architecture Manual v9, the UltraSPARC T1 Supplement, and the OpenSPARC specification.</li>
<li>All new code is written from scratch, with no derived or translated code from the original project.</li>
<li>The resulting code is licensed under the BSD 2-Clause License, permitting both open-source and proprietary use.</li>
</ul>
<h3>Project Goals</h3>
<ul>
<li><strong>Full SPARC V9 ISA compliance</strong> — user and privileged instructions, including VIS (Visual Instruction Set) extensions.</li>
<li><strong>Multi-core simulation</strong> — support for chip-multithreading (CMT) as in the original T1/T2 designs.</li>
<li><strong>Boot real operating systems</strong> — Linux, NetBSD, OpenBSD, and potentially Solaris.</li>
<li><strong>Hardware implementation path</strong> — provide a Verilog RTL target for FPGA prototyping.</li>
<li><strong>Educational resource</strong> — serve as a clean reference for students and researchers studying processor architecture.</li>
</ul>
<h3>Architecture Overview</h3>
<p>ReviveSparc targets the UltraSPARC architecture profile:</p>
<table>
<tr><th>Feature</th><th>Description</th></tr>
<tr><td>ISA</td><td>SPARC V9 (with VIS 1/2 extensions)</td></tr>
<tr><td>Pipeline</td><td>6-stage, in-order, dual-issue</td></tr>
<tr><td>Threading</td><td>4 threads per core (fine-grained CMT)</td></tr>
<tr><td>Cores</td><td>1 to 8</td></tr>
<tr><td>MMU</td><td>SPARC Reference MMU with TLB</td></tr>
<tr><td>Cache</td><td>Split I/D L1, unified L2</td></tr>
<tr><td>Interrupts</td><td>UltraSPARC-style interrupt controller</td></tr>
</table>
<h3>Repository Structure</h3>
<pre>revivesparc/
emu/ -- Functional instruction-set simulator
rtl/ -- Verilog RTL for synthesis
soft/ -- Firmware and boot ROM code
tests/ -- ISA verification test suite
tools/ -- Helper scripts and utilities
docs/ -- Additional documentation</pre>
</div>
<div id="footer">
<p>ReviveSparc is released under the BSD 2-Clause License.</p>
</div>
</body>
</html>